Q.P. Code: 16EC402 Reg. No: SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR (AUTONOMOUS) **B.Tech III Year I Semester Supplementary Examinations Feb-2021** SWITCHING THEORY AND LOGIC DESIGN (Electrical and Electronics Engineering) Time: 3 hours Max. Marks: 60 (Answer all Five Units $5 \times 12 = 60$ Marks) **UNIT-I** a Convert the given decimal number 234 to binary, quaternary, octal, hexadecimal **6M** and BCD equivalent. **b** Simplify the following Boolean expression: **6M** F = (A+B)(A'+C)(B+C).OR a Simplify the following Boolean expressions to minimum no. of literals **6M** F=(BC'+A'D)(AB'+CD')**b** State Duality theorem. List Boolean laws and their Duals. **6M** UNIT-II a Simplify the following Boolean expressions using K-map **6M** F(W,X,Y,Z) = XZ + W'XY' + WXY + W'YZ + WY'Z Implement using NAND gates. **b** Implement the following Boolean function using NOR gates. **6M** Y=(AB'+A'B)(C+D').OR a Minimize the given Boolean function $Y(A,B,C,D) = \Sigma(1,3,5,8,9,11,15)$ using **6M** tabulation method and implement using basic gates. **b** i) Write the advantages of Tabulation method over K-Map method. **6M** ii) Write the given Boolean expression f = A+B in Sum of minterms. iii) SOP of $F(x, y, z) = \Sigma(2, 3, 6, 7)$. UNIT-III a Design & implement a 4 bit binary-to-BCD code converter. **6M b** Design & implement Full Adder using Two Half adder and OR gate. **6M** a Implement the following Boolean function using 8:1 multiplexer **6M** F(A,B,C,D) = A'BD'+ACD+B'CD+A'C'D**b** Implement 2-bit Magnitude Comparator and write down its design procedure. **6M** UNIT-IV a Draw the logic symbol, characteristics table and derive characteristics equation of **6M** JK flip flop. b Implement 6-bit ring counter using suitable shift register. Briefly describe its **6M** operation. OR

a Draw the circuit of Master Slave JK flip flop using NAND gates and explain its **6M** operation.

b Design T Flip Flop by using JK Flip Flop and draw the timing diagram.

6M

Q.P. Code: 16EC402

9

10

R16

UNIT-V

a	Implement the following Boolean function using PLA	6M
	$F1 = \Sigma m(0,1,2,3,8,10,12,14)$ $F2 = \Sigma m(0,1,2,3,4,6,8,10,12,14)$	
b	Explain the minimization procedure for determining the set of equivalent state of a	6M
	specified machine M.	
OR		
a	Given the 8-bit data word 01011011, generate the 12-bit composite word for the	6M
	hamming code that corrects and detects single errors.	
b	Give the logic implementation of a 32x4 bit ROM using a decoder of a suitable	6M
	figure	

*** END ***